

# PCI Express Karte Firewire 800+400 3 Ports

Artikelnummer PX-F84-11



## Produktbeschreibung

PCI-Express X1 Firewire 800+400 Karte: 2x FW800-Port + 1x FW400-Port, IEEE-1394a+b, interner Poweranschluss, Hersteller: [www.ioi1394.com](http://www.ioi1394.com) Typ: FWB-PCIE1X21A

### Key Features:

- Host Bus: 1-lane 2.5 Gb/s PCI Express
- Eight (8) isochronous transmit/receive contexts
- Deep 8 Kbyte isochronous transmit/receive FIFOs
- Complies with 1394 OHCI draft 1.2
- Three external 1394 ports
- Bilingual ports with Screw Holes for thumbscrew locking Type 1394b Cable

### PCI Express:

- Designed for compliance with PCI Express.
- Multiple virtual channel (VC0, VC1) support for differentiating 1394 isochronous traffic.
- Supports eight user-programmable traffic classes.
- 64-bit and 32-bit platform support.
- Interrupts via legacy INTx interface or message signaled interrupt (MSI).
- Supports PCI Express clock power management via CLKREQN signal for form factors that support this protocol.
- Supports all link power management states (L0, L0s, L1, and L2/L3) and active state power management (ASPM).
- Supports wake-up from a low-power state via in-band beacon signaling and side-band WAKE\_N signal.

### OHCI (Open Host Controller Interface)

- Enhanced with the OHCI 1.2 draft specification for 1394b-2002 PHY full operational compliance.
- OHCI 1.0 backwards compatible. Configurable via EEPROM to operate in either OHCI 1.0 or OHCI 1.1 mode.

8 Kbyte isochronous transmit FIFO.  
4 Kbyte asynchronous transmit FIFO.  
8 Kbyte isochronous receive FIFO.  
8 Kbyte asynchronous receive FIFO.  
Dedicated asynchronous and isochronous descriptor-based DMA engines.  
Eight isochronous transmit contexts.  
Eight isochronous receive contexts.  
Supports parallel processing of incoming physical read and write requests.  
Supports up to 48-bit addressing per OHCI specification for the physical DMA transfers.

### **1394b-2002 Link**

Cycle master and isochronous resource manager capable.  
Supports 1394a-2000 and 1394b-2002 acceleration features.

### **1394b-2002 PHY**

Provides three IEEE 1394b-2002 compliant ports supporting 1394b-2002 speeds of 800 Mbits/s and 400Mbits/s while maintaining backward compatibility to IEEE 1394a-2000 speeds of 100 Mbits/s, 200Mbits/s, and 400 Mbits/s over 4.5 m copper. Fully supports provisions of IEEE 1394a-2000 and 1394-1995 standards for high-performance serial bus. Link is not required for hub operation. Supports extended BIAS\_HANDSHAKE time for enhanced interoperability with camcorders. Does not require external filter capacitor for PLL. Supports arbitrated short bus reset to improve utilization of the bus. Supports ack-accelerated arbitration and fly-by concatenation. Supports PHY pinging and remote PHY access packets. Fully supports suspend/resume. Reports cable power fail interrupt when voltage at CPS ball falls below 7.5 V.

### **Number of Ports:**

Two Bilingual ports with Screw Holes for thumbscrew locking Type 1394b Cable+ One Firewire 1394a Cable Port

### **Bus Power Connector:**

Big IDE 4-pin DC Power Connector

## Weitere Bilder

